A unified analytical drain current model for Double-Gate Junctionless Field-Effect Transistors including short channel effects

Research paper by Raksharam, Aloke K. Dutta

Indexed on: 22 Mar '17Published on: 16 Jan '17Published in: Solid-State Electronics


In this paper, a unified analytical model for the drain current of a symmetric Double-Gate Junctionless Field-Effect Transistor (DG-JLFET) is presented. The operation of the device has been classified into four modes: subthreshold, semi-depleted, accumulation, and hybrid; with the main focus of this work being on the accumulation mode, which has not been dealt with in detail so far in the literature. A physics-based model, using a simplified one-dimensional approach, has been developed for this mode, and it has been successfully integrated with the model for the hybrid mode. It also includes the effect of carrier mobility degradation due to the transverse electric field, which was hitherto missing in the earlier models reported in the literature. The piece-wise models have been unified using suitable interpolation functions. In addition, the model includes two most important short-channel effects pertaining to DG-JLFETs, namely the Drain Induced Barrier Lowering (DIBL) and the Subthreshold Swing (SS) degradation. The model is completely analytical, and is thus computationally highly efficient. The results of our model have shown an excellent match with those obtained from TCAD simulations for both long- and short-channel devices, as well as with the experimental data reported in the literature.

Figure 10.1016/j.sse.2017.01.003.0.jpg
Figure 10.1016/j.sse.2017.01.003.1.jpg
Figure 10.1016/j.sse.2017.01.003.2.jpg
Figure 10.1016/j.sse.2017.01.003.3.jpg
Figure 10.1016/j.sse.2017.01.003.4.jpg
Figure 10.1016/j.sse.2017.01.003.5.jpg
Figure 10.1016/j.sse.2017.01.003.6.jpg
Figure 10.1016/j.sse.2017.01.003.7.jpg
Figure 10.1016/j.sse.2017.01.003.8.jpg